應(yīng)屆畢業(yè)生
學(xué)歷不限
最近更新
2235人關(guān)注
職位描述
該職位還未進(jìn)行加V認(rèn)證，請仔細(xì)了解后再進(jìn)行投遞！
職責(zé)描述:
1.Work closely with process RD team to develop DRC/LVS for design readiness.
2.Provide customer support to world-wide leading design house.
3.Initial more innovation to continue optimize development efficiency.
4.Work closely with various departments (Physical design/integration/Device RD/Product/ESD) on their design requirements.
5.Work closely with EDA partner for tool qualification and methodology enhance.
任職要求:
1.Good knowledge of semiconductor FEOL/BEOL process and chip design concepts. Solid understanding of device physics, Layout design is a plus.
2.Knowledge of EDA partner (Mentor, Synopsys, Cadence, etc.) tools suite is a plus. Especially Laker /Virtuoso /Calibre.
3.Scripting and programming experience using several of the following: Perl, Python, C, C , TCL, Skill.
4.Ability to work across teams to drive a solution, problem solver and self-motivated.
5.The ideal candidate will have experience in DRC/LVS development.
6.MS or above in EE, CS related fields.
招聘人數(shù)：1人
注：聯(lián)系我時，請說是在北鎮(zhèn)市人才網(wǎng)上看到的。
工作地點
地址：南京江寧區(qū)南京-江寧區(qū)九龍湖
求職提示：用人單位發(fā)布虛假招聘信息，或以任何名義向求職者收取財物（如體檢費(fèi)、置裝費(fèi)、押金、服裝費(fèi)、培訓(xùn)費(fèi)、身份證、畢業(yè)證等），均涉嫌違法，請求職者務(wù)必提高警惕。
職位發(fā)布者
HR
臺積電(南京)有限公司
-
電子技術(shù)·半導(dǎo)體·集成電路
-
200-499人
-
外商獨資·外企辦事處
-
浦口經(jīng)濟(jì)開發(fā)區(qū)紫峰路16號
